A Simplified Circuit to Model RC Interconnect
نویسندگان
چکیده
In very deep submicron technologies, the parasitic capacitor and resistance can have a significant impact on propagation delay and functional failure. Several methods consist in evaluating the output delay or giving an approximation of the output signal. These methods are really simple and are easily used in timing analysis. However, they are unusable in functional failure analysis such as crosstalk noise analysis. In this paper we propose to model rc-circuits with a simplified circuit composed by a resistor, a capacitor and several current sources. The simplified circuit can easily be integrated in a crosstalk noise evaluation tool. Its accuracy is demonstrated on several large rc-circuits.
منابع مشابه
Asymptotic waveform evaluation for timing analysis
For digital system designs the propagation delays due to the physical interconnect can have a significant, even dominant, impact on performance. Timing analyzers attempt to capture the effect of the interconnect on the delay with a simplified model, typically an RC tree. For mid-frequency MOS integrated circuits the RC tree methods can predict the delay to within 10 percent of a SPICE simulatio...
متن کاملRepeater Design to Reduce Delay and Power in Resistive Interconnect
In large chips, the propagation delay of the data and clock signals can limit performance due to long resistive interconnect. The insertion of repeaters alleviates the quadratic increase in propagation delay with interconnect length while decreasing power dissipation by reducing short-circuit current. In order to develop a repeater design methodology, a timing model characterizing a complementa...
متن کاملElo Model Reduction and Case Study of Evenly Distributed Rc Interconnect
This paper presents state space closed forms and transfer function recursive algorithms for evenly distributed RC interconnect models and their even length-order (ELO) model reduction. The closed-forms have a computation complexity O(1). The characteristics of the ELO model simplification to its original model are revealed. It is shown that extremely high-order RC interconnects can be accuratel...
متن کاملScattering-Parameter-Based Macromodel for Transient Analysis of Interconnect Networks with Nonlinear Terminations
An efficient method for analyzing general distributed-lumped interconnect networks with linear or nonlinear loads for transient simulation is presented. The method is based on scattering parameter techniques. The reduced-order approximate models of linear networks with multiple inputs and outputs can be obtained in one pass of reduction. Only two operations are used to do circuit reduction. The...
متن کاملCrosstalk Noise Reduction Using Driver Sizing Optimization in Vlsi Rc Global Interconnects Using 90nm Process Technology
In this paper noise avoidance in closed form crosstalk noise model for on-chip VLSI RC interconnects using 2π model is presented. In this crosstalk noise model we consider the case when step input is applied to the aggressor which is adjacent to the victim net and further simplified it, then find out the closed form formulae for noise pulse width and noise amplitude for RC interconnect. Various...
متن کامل